Pricelists.org Pricelists.org Logga in Registrera dig

Processor Architecture

☆☆☆☆☆ (0 reviews)
Show price history
Processor Architecture
Lowest price (incl. delivery)
10 320,00 JPY
Typical price1 353,38 PLN
Lowest (90 days)63,99 PLN
Offers3
Last updatedför 6 dagar sedan
See best offer
Price history (90 days)
Full history
2026-08-08 2026-08-15
Prishistorik
UppdateradPris
2026-08-0863,99
2026-08-1563,99
Säljare Product price Delivery Totalt Tillgänglighet Updated
SP SpringerNatureLink Shop INT 10 295,00 JPY 25,00 JPY 10 320,00 JPY Tillgänglig för 54 minuter sedan View offer
SP Springer Nature Author 10 295,00 JPY 15,00 JPY 10 310,00 JPY Tillgänglig för 6 dagar sedan View offer
SP SpringerNatureLink Shop INT 85,00 EUR 29,00 EUR 114,00 EUR Tillgänglig för 6 timmar sedan View offer

Priser och tillgänglighet kan ändras. Senast uppdaterad: 08.08.2026 23:19.

EAN 9783642585890
Springer Nature
0,0
☆☆☆☆☆
0 reviews
5★ 0%
4★ 0%
3★ 0%
2★ 0%
1★ 0%

Product reviews

Rating
No reviews yet — be the first!
Today's microprocessors are the powerful descendants of the von Neumann 1 computer dating back to a memo of Burks, Goldstine, and von Neumann of 1946. The so-called von Neumann architecture is characterized by a se­ quential control flow resulting in a sequential instruction stream. A program counter addresses the next instruction if the preceding instruction is not a control instruction such as, e. g. , jump, branch, subprogram call or return. An instruction is coded in an instruction format of fixed or variable length, where the opcode is followed by one or more operands that can be data, addresses of data, or the address of an instruction in the case of a control instruction. The opcode defines the types of operands. Code and data are stored in a common storage that is linear, addressed in units of memory words (bytes, words, etc. ). The overwhelming design criterion of the von Neumann computer was the minimization of hardware and especially of storage. The most simple implementation of a von Neumann computer is characterized by a microar­ chitecture that defines a closely coupled control and arithmetic logic unit (ALU), a storage unit, and an I/O unit, all connected by a single connection unit. The instruction fetch by the control unit alternates with operand fetches and result stores for the AL U.

Similar products