Pricelists.org Pricelists.org Zaloguj się Załóż konto

Energy Efficient High Performance Processors

☆☆☆☆☆ (0 opinii)
Pokaż historię cen
Energy Efficient High Performance Processors
Najniższa cena (z dostawą)
13 756,00 JPY
Typowa cena9 184,33 PLN
Najniższa (90 dni)99,00 PLN
Liczba ofert3
Ostatnia aktualizacja6 dni temu
Zobacz najlepszą ofertę
Sprzedawca Cena produktu Dostawa Razem Dostępność Aktualizacja
SP SpringerNatureLink Shop INT 13 727,00 JPY 29,00 JPY 13 756,00 JPY Dostępny 6 dni temu Zobacz ofertę
SP Springer Nature Author 13 727,00 JPY 25,00 JPY 13 752,00 JPY Dostępny 1 tydzień temu Zobacz ofertę
SP SpringerNatureLink Shop INT 113,50 EUR 15,00 EUR 128,50 EUR Dostępny 6 dni temu Zobacz ofertę

Ceny i dostępność mogą ulec zmianie. Ostatnia aktualizacja: 15.08.2026 04:11.

EAN 9789811085543
Springer Nature
0,0
☆☆☆☆☆
0 opinii
5★ 0%
4★ 0%
3★ 0%
2★ 0%
1★ 0%

Opinie o produkcie

Ocena
Brak opinii — bądź pierwszy!
This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.

Podobne produkty