Thread and Data Mapping for Multicore Systems
☆☆☆☆☆
(0 reviews)
Lowest price (incl. delivery)
7 149,00 JPY
Typical price563,22 PLN
Lowest (90 days)35,99 PLN
Offers6
Last updated6日前
Price history (90 days)
Full history
2026-08-08
2026-08-15
| 更新日時 | 価格 |
|---|---|
| 2026-08-08 | 39,99 |
| 2026-08-14 | 35,99 |
| 2026-08-15 | 51,99 |
| 販売者 | Product price | Delivery | 合計 | 在庫状況 | Updated | |
|---|---|---|---|---|---|---|
| SP SpringerNatureLink Shop INT | 7 149,00 JPY | free | 7 149,00 JPY | 在庫あり | 10時間前 | View offer |
| SP Springer Nature Author | 7 149,00 JPY | free | 7 149,00 JPY | 在庫あり | 6日前 | View offer |
| SP SpringerNatureLink Shop INT | 49,99 USD | free | 49,99 USD | 在庫あり | 18時間前 | View offer |
| SP SpringerNatureLink Shop INT | 54,99 USD | 15,00 USD | 69,99 USD | 在庫あり | 17時間前 | View offer |
| SP SpringerNatureLink Shop INT | 54,99 USD | 15,00 USD | 69,99 USD | 在庫あり | 17時間前 | View offer |
| SP SpringerNatureLink Shop INT | 59,00 EUR | free | 59,00 EUR | 在庫あり | 17時間前 | View offer |
価格や在庫状況は変更される場合があります。 最終更新: 08.08.2026 23:09.
0,0
☆☆☆☆☆
0 reviews
5★
0%
4★
0%
3★
0%
2★
0%
1★
0%
Product reviews
No reviews yet — be the first!
This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.