Instruction Level Parallelism
☆☆☆☆☆
(0 reviews)
Lowest price (incl. delivery)
12 169,00 JPY
Typical price477,90 PLN
Lowest (90 days)35,51 PLN
Offers4
Last updated1 minggu yang lalu
Price history (90 days)
Full history
2026-08-08
2026-08-15
| Diperbarui Pada | Harga |
|---|---|
| 2026-08-08 | 35,51 |
| 2026-08-15 | 88,39 |
| Penjual | Product price | Delivery | Total | Ketersediaan | Updated | |
|---|---|---|---|---|---|---|
| SP SpringerNatureLink Shop INT | 12 154,00 JPY | 15,00 JPY | 12 169,00 JPY | Tersedia | 1 hari yang lalu | View offer |
| SP Springer Nature Author | 12 154,00 JPY | 25,00 JPY | 12 179,00 JPY | Tersedia | 1 minggu yang lalu | View offer |
| SP SpringerNatureLink Shop INT | 100,50 EUR | free | 100,50 EUR | Tersedia | 1 hari yang lalu | View offer |
| VI VitalSource | 483,85 ZAR | 25,00 ZAR | 508,85 ZAR | Tersedia | 1 minggu yang lalu | View offer |
Harga dan ketersediaan dapat berubah. Terakhir Diperbarui: 08.08.2026 06:08.
EAN
9781489977953
Springer Nature
0,0
☆☆☆☆☆
0 reviews
5★
0%
4★
0%
3★
0%
2★
0%
1★
0%
Product reviews
No reviews yet — be the first!
This book precisely formulates and simplifies the presentation of Instruction Level Parallelism (ILP) compilation techniques. It uniquely offers consistent and uniform descriptions of the code transformations involved. Due to the ubiquitous nature of ILP in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors, this book is useful to the student, the practitioner and also the researcher of advanced compilation techniques. With an emphasis on fine-grain instruction level parallelism, this book will also prove interesting to researchers and students of parallelism at large, in as much as the techniques described yield insights that go beyond superscalar and VLIW (Very Long Instruction Word) machines compilation and are more widely applicable to optimizing compilers in general. ILP techniques have found wide and crucial application in Design Automation, where they have been used extensively in the optimization of performanceas well as area and power minimization of computer designs.