Physical Design Essentials
☆☆☆☆☆
(0 reviews)
Lowest price (incl. delivery)
21 468,00 JPY
Typical price2 769,01 PLN
Lowest (90 days)117,69 PLN
Offers6
Last updatedvor 1 Woche
Price history (90 days)
Full history
2026-08-08
2026-08-15
| Aktualisiert am | Preis |
|---|---|
| 2026-08-08 | 117,69 |
| 2026-08-15 | 117,69 |
| Verkäufer | Product price | Delivery | Gesamt | Verfügbarkeit | Updated | |
|---|---|---|---|---|---|---|
| SP SpringerNatureLink Shop INT | 21 449,00 JPY | 19,00 JPY | 21 468,00 JPY | Verfügbar | vor 5 Tagen | View offer |
| SP Springer Nature Author | 21 449,00 JPY | 25,00 JPY | 21 474,00 JPY | Verfügbar | vor 1 Woche | View offer |
| SP SpringerNatureLink Shop INT | 149,99 USD | 25,00 USD | 174,99 USD | Verfügbar | vor 5 Tagen | View offer |
| SP SpringerNatureLink Shop INT | 169,99 USD | 19,00 USD | 188,99 USD | Verfügbar | vor 5 Tagen | View offer |
| SP SpringerNatureLink Shop INT | 169,99 USD | 29,00 USD | 198,99 USD | Verfügbar | vor 5 Tagen | View offer |
| SP SpringerNatureLink Shop INT | 177,00 EUR | 15,00 EUR | 192,00 EUR | Verfügbar | vor 5 Tagen | View offer |
Preise und Verfügbarkeit können sich ändern. Zuletzt aktualisiert: 08.08.2026 23:27.
0,0
☆☆☆☆☆
0 reviews
5★
0%
4★
0%
3★
0%
2★
0%
1★
0%
Product reviews
No reviews yet — be the first!
Physical Design Essentials explains the basic steps required in the physical design of Application Specific Integrated Circuits (ASICs). The subject matter presentation follows the industry-common ASIC physical design flow. Topics covered include: Basic standard cell design, transistor-sizing, and layout styles Linear, non-linear, and polynomial characterization Physical design constraints and floor planning styles Algorithms used for placement Clock tree synthesis Algorithms used for global and detailed routing Parasitic extraction Functional timing and physical methods of verification Testing Techniques Physical Design Essentials is written for professional design engineers who need to be conversant with all aspects of ASIC design implementation: device processes, library development, place-and-route algorithms, verification, and testing.